Conference Agenda
Overview and details of the sessions of this conference. Please select a date or location to show only sessions at that day or location. Please select a single session for detailed view (with abstracts and downloads if available).
|
Session Overview |
| Session | ||||||||||
Coffee and Posters 1
| ||||||||||
    | ||||||||||
Memristor Differential Pair Ternary Weight Neural (TWN) Network Architecture University of Bristol, United Kingdom
Simopt-Power: Leveraging Simulation Metadata For Low-Power Design Synthesis Trinity College Dublin, Ireland
Thermal-EXAMINER: IP Extraction from MAGIC Logic-in-Memory using thermal side-channel attacks RWTH Aachen University, Germany
Evaluating Rapid Makespan Predictions for Heterogeneous Systems with Programmable Logic 1Otto-von-Guericke University Magdeburg; 2University of Applied Sciences Magdeburg-Stendal
KRS Unleashed: Towards a Robotics FPGA Development Environment for Rapid Prototyping 1TU Dresden, Chair of Adaptive Dynamic Systems, Germany; 2TU Dresden, Centre for Tactile Internet with Human-in-the-Loop (CeTI), Dresden, Germany
A Hierarchical Approach to Health Management in Heterogeneous Embedded Systems 1Tallinn University of Technology, Estonia; 2Testonica Lab
Towards Achieving Vertical Reuse in SoC-level Verification 1Brno University of Technology, Czech Republic; 2Politecnico di Torino
A Robust, Fully Integrated 30.5-33.2GHz and 34.3-36.8GHz Frequency Synthesizer in SiGe-BiCMOS for Space Applications IHP Frankfurt (Oder)
A Foreground Calibration Scheme for Comparator Offsets in Loop-Unrolled SAR ADCs lund university, Sweden
A 0.9 V StrongARM Latch Comparator with 16 ps Delay and 7.5 fJ/op in 16 nm FinFET CMOS Technology 1NOVA School of Science and Engineering, Portugal; 2Synopys; 3Faculty of Sciences of the University of Lisbon, Portugal; 4Center of Technology and Systems (CTS-UNINOVA); 5Institute of Systems and Computer Engineering - Research and Development (INESC-ID); 6Department of Electrical and Computer Engineering (DEEC)
| ||||||||||