JavaScript is Disabled
Your browser's JavaScript functionality is disabled. It has to be enabled to use this function of ConfTool.
Here you can find information on how to enable JavaScript
If you have any problems, please contact the organizers at jlesc-workshop-2026@fz-juelich.de.

Conference Agenda

Overview and details of the sessions of this conference. Please select a date or location to show only sessions at that day or location. Please select a single session for detailed view (with abstracts and downloads if available).

Daily Overview

Session

Break-out Session Heterogeneous and reconfigurable architectures for the future of computing

Time:

Wednesday, 20/May/2026:

3:30pm - 5:00pm

Session Chair: Kazutomo Yoshii

Location: SR 1, JSC

Build. 16.3

Support: Frederick Löffel

Program:

Project updates from Kazutomo Yoshii (ANL), Kentaro Sano (RIKEN), and Carlos Alvarez (BSC), see below
"OmpSs@FPGA: An Open-Source Framework for FPGA Clusters", Antonio Filgueras (BSC)
"Research on the CGRA Architecture for Supporting Predicated Execution", Tomohiro Ueno (RIKEN)
"Chip Agent Demo: AI-Assisted Hardware Design and Verification", Connor Bohannon (ANL)

Presentations

Heterogeneous and reconfigurable architectures for the future of computing

Kazutomo Yoshii¹, Connor Bahannon¹, Franck Cappello¹, Kentaro Sano², Tomohiro Ueno², Carlos Alvarez³, Xavier Martorell³

¹Argonne National Laboratory, United States of America; ²RIKEN; ³Barcelona Supercomputing Center

The end of Moore’s Law compels the exploration of new approaches to the future of computing. One promising direction is heterogeneous architecture, which integrates reconfigurable devices such as field-programmable gate arrays (FPGAs) and coarse-grain reconfigurable architectures (CGRAs), alongside AI accelerators including Cerebras, Groq, and SambaNova. These systems exploit hardware specialization and dataflow-oriented computation to achieve higher efficiency.

In this breakout session, we will explore key topics and opportunities in hardware–software co-design, simulation and emulation methodologies, AI-assisted chip design and prototyping, emerging accelerators and architectures, programming paradigms, and relevant application domains. The talks will showcase recent research in these areas. We will also foster the exchange of ideas among participants, encouraging collaborative discussion on the scope and future direction of the JLESC collaboration.